Skip directly to content

Minimize RSR Award Detail

Research Spending & Results

Award Detail

Doing Business As Name:University of South Carolina at Columbia
  • Jason D Bakos
  • (803) 777-8627
Award Date:09/13/2019
Estimated Total Award Amount: $ 249,416
Funds Obligated to Date: $ 249,416
  • FY 2019=$249,416
Start Date:10/01/2019
End Date:09/30/2022
Transaction Type:Grant
Awarding Agency Code:4900
Funding Agency Code:4900
CFDA Number:47.070
Primary Program Source:040100 NSF RESEARCH & RELATED ACTIVIT
Award Title or Description:SHF: Small: A Unified Approach for Scheduling Computer Vision Dataflow Graphs
Federal Award ID Number:1910748
DUNS ID:041387846
Parent DUNS ID:041387846
Program:Software & Hardware Foundation
Program Officer:
  • Almadena Chtchelkanova
  • (703) 292-7498

Awardee Location

Street:Sponsored Awards Management
Awardee Cong. District:06

Primary Place of Performance

Organization Name:University South Carolina
Street:Sumter Street
Cong. District:06

Abstract at Time of Award

Advances in computer vision and machine learning are enabling continuous development of new capabilities in autonomous systems and knowledge extraction from images and video. These advances are possible in large part to increased computational capability brought about by a new class of processor designed for visual and neural processing. This includes Google's Visual Core and Tensor Processor Unit, Qualcomm's Hexagon DSP, Nvidia's Programmable Vision Accelerator and Tensor Core, and Intel's Crest processors. In these processors, the program code exerts far greater control of the underlying processing and memory resources than in general purpose and graphical processors. This serves to greatly reduce the uncertainties that would otherwise restrict accurate performance prediction and open the door for new approaches for automatic and portable performance optimization. Despite the growing market for embedded vision processors, their associated compiler tools are nascent, relying on hand-tuning program code using trial-and-error methods. This project will build upon existing technologies to build a "universal" front-end for a broad class of vision processors. As part of this project the researchers will also develop an database of OpenVX 1.2 kernels ( and an OpenVX benchmark suite. It is expected that developing both the tools and benchmarks in the open source will facilitate community involvement. The artifacts developed in this project will serve as a pedagogical infrastructure for a new course in Internet-of-Things and machine learning at the edge of the computer network. This project is developing a new program compilation flow, in which a program written in the platform-independent OpenVX representation is converted into a low-level representation and explicitly scheduled onto the underlying hardware resources. The conversion is governed by a mathematical model of the hardware behavior trained from mining performance data generated from executing and instrumenting a series of benchmarks. The compiler framework developed using this approach has the potential to replace the ad hoc methods currently in use and become a powerful tool for developing software for visual and neural processors, which will power a future generation of cognizant smart devices. This award reflects NSF's statutory mission and has been deemed worthy of support through evaluation using the Foundation's intellectual merit and broader impacts review criteria.

For specific questions or comments about this information including the NSF Project Outcomes Report, contact us.